

Cadence Virtuoso + UMC Designkit

Tutorial for creation of an inverter cell from schematic to layout using CADENCE Virtuoso and UMC 65 nm Designkit and hints for multi-input gates

1. Using the Linux (CentOS) environment
2. Preparing a working directory for Cadence with UMC 65 nm
3. Creating a new library
4. Schematic entry
5. Creating a symbol and a testbench
6. Spice-Simulation using ADE Assembler
 - Analyses selection and setup
 - Using variables
 - Parametric simulation
7. Starting Layout XL
 - Generate layout from schematic
 - The layer window
 - Wires, vias/contacts, wells
8. Design rule check
9. Layout versus schematic check (LVS)
10. Parasitic extraction (QRC)
11. Simulation of the extracted model (Post layout simulation)

Some UNIX-commands


We use CentOS-Linux (Free version "Community Enterprise OS" of RedHat), because Cadence supports RedHat or Suse. We use the KornShell (ksh), because it is the standard shell at ITMZ Uni Rostock.

pwd
ls, ls -alsi, ls *dir*
cd -> cd /~/ske -> cd ./ske
mkdir *newdir*
cp , cp -r, cp -p
mv
chmod, chmod -R chmod 744 *file*
grep
use of | for pipeline -> ls | grep *pattern*
rm, rm -r
rmdir
cat *file*
man *cmd*
history, h
r 100


print working directory
list
change directory
make directory
copy files/directories (recursive, preserve attributes)
move or rename directories
change file mode bits (security) -> -R recursive
filter for pattern
use command output as input for next command
remove/delete
remove directory
show file at standard output
show manual of cmd
show command history
run command number 100 from history

Our client computers use the "supported" CentOS 7, binary compatible to RedHat 7

Move icon to desktop for easy use



Or Right-Mouse on Background and select "Open Terminal"



To save windows images (.png) : Alt-Print (or use the screenshot tool from menu)

Unix-command to remove Cadence lock files (Close all Cadence programs before!) : `find ~/ -name "*.cdslock" -exec rm {} \;`

UMC Designkit - Start

= Starting Cadence Design Framework with Libraries and Rules for UMC 65 nm

```
Terminal
File Edit View Search Terminal Help
cdsmgr@KaterCent0S7: cd
cdsmgr@KaterCent0S7: pwd
/home/cdsmgr
cdsmgr@KaterCent0S7: mkdir myproject
cdsmgr@KaterCent0S7: cd myproject
cdsmgr@KaterCent0S7: pwd
/home/cdsmgr/myproject
cdsmgr@KaterCent0S7: umc_cds
Initializing directory with cds.lib, assura_tech.lib, .display.drf, .cdsinit, .cdsenv
to use UMC 65 nm technology 1P10M2T2F-LL

Copying cds.lib from /progs/umc/Designkits/Cadence_IC6/cds.lib
Copying assura_tech.lib from /progs/umc/Designkits/Cadence_IC6/assura_tech.lib
Copying display.drf from /progs/umc/Designkits/Cadence_IC6/display.drf
Copying .cdsinit from /progs/umc/Designkits/Cadence_IC6/.cdsinit_mc
Copying .cdsenv from /progs/umc/Designkits/Cadence_IC6/.cdsenv

Starting Cadence Virtuoso for UMC-Designkit 1P10M2T2F-LL
cdsmgr@KaterCent0S7: █
```

First start !
Later you should use "virtuoso!"
(or "virtuoso &" to release the terminal for further use)

Do not use your homedir!
Create a separate project directory!

"/progs/env/umc/ums_cds" is a script to initialize the working directory.
It is made at Uni_Rostock/IGS and not part of the UMC-Designkit

See the setup files shown on the next two pages! These
files will be copied to the project directory.
(.display.drf not shown)

Make your favourite directory
structure

~/ske
~/ske/inverter

You may use one single directory for different designs.

Setup Files

Control of license checkout order (may be edited by CIW → Options → License → Ordering)
Adapted checkout sequence accelerates licence checkout and avoids interim error meassages

.cdsenv

viva.application	vivaWindowMode	string	"window"ddserv showWhatsNew	string
"no"layout	showWhatsNew	string	"no"asimenv showWhatsNew	string "no"
license	ADELicenseCheckoutOrder	string	"GXL,XL,L"	
license	maestroCheckoutOrder	string	"Assembler,Explorer"	
license	VLSL_UseNextLicense	string	"always"	
license	VLSXL_UseNextLicense	string	"always"	
license	VLSLicenseCheckoutOrder	string	"GXL,XL,L"	
license	ADE_UseNextLicense	string	"always"	
license	ADEXL_UseNextLicense	string	"always"	
license	adeMaestroCheckoutOrder	string	"ADE,Maestro"	
license	Explorer_UseNextLicense	string	"always"	
license	ADEL_UseNextLicense	string	"always"	
license	VSEL_UseNextLicense	string	"always"	
license	VSELlicenseCheckoutOrder	string	"XL,L"	

Libraries (Cadence, UMC-Kit, User)

cds.lib

```
DEFINE cdsDefTechLib $CDS_HOME/tools/dfII/etc/cdsDefTechLib
DEFINE basic $CDS_HOME/tools/dfII/etc/cdslib/basic
DEFINE analogLib $CDS_HOME/tools/dfII/etc/cdslib/artist/analogLib
```

← Cadence libraries

```
DEFINE umc65ll $umcInstallPath/umc65ll
```

← The UMC designkit library

```
DEFINE designLib /home/cdsmgr/myproject/designLib
```

← Additional entries after creating your own libraries

Technology libraries for physical verification using the "Assura flow"

assura_tech.lib

```
DEFINE umc65nm_DRC /eda/umc/Designkits/Cadence_IC6/RuleDecks/Assura/DRC
DEFINE umc65nm_LVS /eda/umc/Designkits/Cadence_IC6/RuleDecks/Assura/LVS
```


Setup Files

.cdsinit

Simulation libraries
for Typical

Simulation libraries
for Corner Simulation

Simulation libraries
for Monte Carlo
Simulation

Slow NMOS Slow PMOS

Fast NMOS Fast PMOS

Fast NMOS Slow PMOS

Slow NMOS Fast PMOS

Setup for layout

```
envSetVal("spectre.envOpts" "modelFiles" 'string "/eda/umc/Designkits/Cadence_IC6/Models/Spectre/l65ll_v181.lib.scs;tt_ll_rvt12
/eda/umc/Designkits/Cadence_IC6/Models/Spectre/l65ll_v181.lib.scs;tt_ll_hvt12
/eda/umc/Designkits/Cadence_IC6/Models/Spectre/l65ll_v181.lib.scs;tt_ll_lvt12
...
/eda/umc/Designkits/Cadence_IC6/Models/Spectre/l65ll_v181.lib.scs;tt_ll_pcap25
/eda/umc/Designkits/Cadence_IC6/Models/Spectre/l65ll_v181.lib.scs;tt_ll_res
...
#;/eda/umc/Designkits/Cadence_IC6/Models/Spectre/l65ll_v181.lib.scs;ss_ll_rvt12
....
#;/eda/umc/Designkits/Cadence_IC6/Models/Spectre/l65ll_v181.lib.scs;ff_ll_rvt12
....
#;/eda/umc/Designkits/Cadence_IC6/Models/Spectre/l65ll_v181.lib.scs;fnsp_ll_rvt12
....
#;/eda/umc/Designkits/Cadence_IC6/Models/Spectre/l65ll_v181.lib.scs;ff_ll_rvt12
....
#;/eda/umc/Designkits/Cadence_IC6/Models/Spectre/Monte_Carlo/l65ll_v181_mc.lib.scs;mc_param
#;/eda/umc/Designkits/Cadence_IC6/Models/Spectre/Monte_Carlo/l65ll_v181_mc.lib.scs;mc_ll_rvt12
...
#;/eda/umc/Designkits/Cadence_IC6/Models/Spectre/Monte_Carlo/l65ll_v181_mc.lib.scs;mc_ll_pcap25
#;/eda/umc/Designkits/Cadence_IC6/Models/Spectre/Monte_Carlo/l65ll_v181_mc.lib.scs;mc_ll_res"
...
")

envSetVal("layout" "gridSpacing" 'float 0.1)
envSetVal("layout" "gridMultiple" 'int 5)
envSetVal("layout" "xSnapSpacing" 'float 0.005)
envSetVal("layout" "ySnapSpacing" 'float 0.005)
envSetVal("layout" "stopLevel" 'int 32)
envSetVal("layout" "snapMode" 'string "anyAngle")
envSetVal("layout" "segSnapMode" 'string "anyAngle")
envSetVal("layout" "displayResolution" 'string "Medium")
```

Technology libraries for physical verification using the "Assura flow"

assura_tech.lib

```
DEFINE umc65nm_DRC /eda/umc/Designkits/Cadence_IC6/RuleDecks/Assura/DRC
DEFINE umc65nm_LVS /eda/umc/Designkits/Cadence_IC6/RuleDecks/Assura/LVS
```

techRuleSets

```
ruleSet( "default"
  (DrcRules "G-DF-LOGIC_MIXED_MODE65N-1P10M2T2F-LL-ASSURA-DRC-1.14-P3.rul" )
  (DrcSwitchesFile "switches_DRC_1P10M2T2F_option19" )

  ruleSet( "1P10M2T2F_option19"
    (DrcRules "G-DF-LOGIC_MIXED_MODE65N-1P10M2T2F-LL-ASSURA-DRC-1.14-P3.rul" )
    (DrcSwitchesFile "switches_DRC_1P10M2T2F_option19" )

    ruleSet( "1P10M_option19_antenna"
      (DrcRules "G-DF-LOGIC_MIXED_MODE65N-1P10M-Antenna-ASSURA-DRC-V10.rul" )
      (DrcSwitchesFile "switches_DRC_1P10M_antenna_option19" )
```

For design rule check (DRC)

```
ruleSet( "default"
  (LvsExtractRules "/G-DF-LOGIC_MIXED_MODE65N-LL_LOW_K_ASSURA-LVS-1.6-P1-EXTRACT.RUL" )
  (LvsCompareRules "/G-DF-LOGIC_MIXED_MODE65N-LL_LOW_K_ASSURA-LVS-1.6-P1-COMPARE.RUL" )
  (LvsSwitchesFile "/switches_LVS_1P10M2T2F_option19" ))

ruleSet( "1P10M2T2F_option19"
  (LvsExtractRules "/G-DF-LOGIC_MIXED_MODE65N-LL_LOW_K_ASSURA-LVS-1.6-P1-EXTRACT.RUL" )
  (LvsCompareRules "/G-DF-LOGIC_MIXED_MODE65N-LL_LOW_K_ASSURA-LVS-1.6-P1-COMPARE.RUL" )
  (LvsSwitchesFile "/switches_LVS_1P10M2T2F_option19" ))

ruleSet( "1P10M2T2F_opt19_LowK_Typ" (RcxSetupDir "../QRC/Typ" ))
ruleSet( "1P10M2T2F_opt19_LowK_RCmax" (RcxSetupDir "../QRC/RCmax" ))
ruleSet( "1P10M2T2F_opt19_LowK_RCmin" (RcxSetupDir "../QRC/RCmin" ))
ruleSet( "1P10M2T2F_opt19_LowK_Cmax" (RcxSetupDir "../QRC/Cmax" ))
ruleSet( "1P10M2T2F_opt19_LowK_Cmin" (RcxSetupDir "../QRC/Cmin" ))
```

For layout versus schematic check (LVS)

For parasitic extraction (QRC)

Switch files for tool control (omit several checks like coverage for single cells etc.)

Cadence Virtuoso - Start


In Terminal: `cd project_directory`
`virtuoso &`



We try to suppress this window, but sometimes it still opens. Cadence setup is a mystery sometimes ..

Command Interpreter Window - CIW

Stays open as long as virtuoso is running



Messages


Command Inputs

To close: File -> Exit

Creating a new library (Version 2018)




Command Interpreter Window - CIW

It is possible to create the library using the Library Manager instead of CIW as well. The flow will differ (windows sequence).



File -> New -> Library

important step!



Choose a name for your library!
(You may use one library for different designs.)


Do **not** press OK before you have selected the TECH-library!

Recommended by EUROPRATICE: Select "**Reference** existing technology libraries" -> OK
For use of GDS3D (3D-Viewer) better: "**Attach** existing technology libraries"


Creating a new library (Version 2019)

Command Interpreter Window - CIW

It is possible to create the library using the Library Manager instead of CIW as well. The flow will differ (windows sequence).




File -> New -> Library




Choose a name for your library!
(You may use one library for different designs.)

important step!




Recommended by EUROPRATICE: Select **"Reference"** existing technology libraries" -> OK
For use of GDS3D (3D-Viewer) better: **"Attach"** existing technology libraries"



Virtuoso - A new cellview

Command Interpreter Window CIW

(You can do this in the Library Manager as well "Tools -> Library Manager -> New -> Cellview")




File -> New -> Cellview

Your (new) library

Start with schematic view

Depends on your project path



Choose a **cell name**, check "schematic" as cellview, Schematics **XL** as tool -> OK

Best choice for names/identifiers: use letters, numbers, underscore only

Virtuoso Schematic Editor is open

The screenshot displays the Cadence Virtuoso Schematic Editor interface. The main window shows the 'designLib inverter schematic' with a toolbar and a Navigator panel on the left. The Navigator panel lists 'OBJECTS' (All, Instances, Nets, Pins, Nets and Pins) and 'GROUPS' (Cells, Types). A text box in the center of the schematic area contains the following text:

For printing it is sometimes interesting to have a white background but not all the design colours match white background.

When you have some content it is possible to create images with white background using "File -> Export Image". There opens a form where you can change the background colour. Try it!

Below the schematic area, a status bar shows the command 'mouse L: mouseAddPt(t)' and 'M:'. A message box at the bottom left indicates '1(2) Point at instance to alternate view.' and 'Cmd: Alternate View Set: 0'.

To the right of the schematic editor, a Terminal window is open, showing the following commands and output:

```
cdsmgr@KaterCent057: cd
cdsmgr@KaterCent057: pwd
/home/cdsmgr
cdsmgr@KaterCent057: mkdir myproject
cdsmgr@KaterCent057: cd myproject
cdsmgr@KaterCent057: pwd
/home/cdsmgr/myproject
cdsmgr@KaterCent057: umc_cds
Initializing directory with cds.lib, assura_tech.lib, .display, drf, .cdsinit, .cdsenv
to use UMC 65 nm technology 1P10M2T2F-LL

Copying cds.lib from /progs/umc/Designkits/Cadence_IC6/cds.lib
Copying assura_tech.lib from /progs/umc/Designkits/Cadence_IC6/assura_tech.lib
Copying display.drf from /progs/umc/Designkits/Cadence_IC6/display.drf
Copying .cdsinit from /progs/umc/Designkits/Cadence_IC6/.cdsinit_mc
Copying .cdsenv from /progs/umc/Designkits/Cadence_IC6/.cdsenv

Starting Cadence Virtuoso for UMC-Designkit 1P10M2T2F-LL
cdsmgr@KaterCent057: █
```

Below the terminal window, a Library Manager window is open, showing the 'WorkArea: /home/cdsmgr/myproject'. The Library Manager has three panes: 'Library' (showing designLib), 'Cell' (showing inverter), and 'View' (showing schematic). The 'View' pane shows a list of views: 'schematic' (cdsmgr@KaterCent057 gs.e-tec) and 'Lock'.

At the bottom of the Library Manager, a Messages pane shows the following text:



```
DB was auto refreshed.
Log file is "/home/cdsmgr/myproject/libManager.log".
```

The status bar at the bottom right of the Library Manager shows 'Lib: designLib | Free: 23.26T'.

A text box at the bottom of the screenshot contains the following text:

Try to have a fixed arrangement for open windows (Terminal, CIW ..)

Schematic entry - Components



Inverter schematic

transistors from library "umc65ll"
(also **Design-R,C,L**)


LL: Low Leakage

NMOS/PMOS : LLRVT Tox=26 nm , 1.2 V, U_{Th} 0.37/-0.36 V
(RVT,LVT, HVT -> Regular/Low/High Threshold Voltage)

$$C_{ox} = 12 \frac{fF}{\mu m^2}$$

no substrate contact for
the transistors in logic

key	function
F3	show option window
u	undo
U	redo
e	descend & read
E	descend & edit
CTRL-e	return
DEL	delete



key	function
i	create instance
w	create wire
M	move
m	stretch (im Layout "S" !)
c	copy
q	object properties
p	add pin
l	add wire name (label)
x	check current cellview
f	fit
]	zoom in
[	zoom out

File -> Check and Save (shft-x)




Avoid crossover dots.
Warnings! May be deselected
Check-> Rules-> Physical

Schematic Editor: Filter

Schematic editor has a filter function for selectable objects!


Do not confuse "create" buttons with "filter" buttons!

Changing the filter accidentally may prohibit selection!




Inverter Generate Symbol from Schematic



Symbol needed to use our design in higher levels of hierarchy.
First Example will be the instantiation of the design in a testbench.




Create Cellview -> From Cellview -> OK



optional



You may change shapes:
outline (green), selection box (red)
use: stretch, delete, move, create polygon






Create Shape
Polygon

Create
Selection Box
Automatic

Inverter Testbench Schematic for Simulation

In CIW (or Library Manager): File -> New -> Cellview




Here we use **res, cap** from **analogLib** because we use them for simulation environment only, not for our design

RM-> add name -> "in"

RM-> add name -> "out"

Here we use sources from **analogLib**
vdc, vpulse, c, r ...



Feasible value for C?
Answer later.

DC-value


Pulse for transient simulation

Simulation ADE Assembler Start




Most tutorials use older ADE L

From the Schematic Editor -> **Launch -> ADE Assembler**

LDE Layout Dependent Effects
EAD Electrically Aware Design




ADE Assembler creates a new view "maestro"!







Simulation using ADE Assembler - Start from schematic view of the design

From schematic view of the design (not testbench):




ADE Assembler creates a new view "maestro"



We may control different testbenches for the same design in the maestro view with ADE Assembler..





Simulation ADE Assembler Start via library manager

Library Manager → File → New → Cellview




Preparing a Test (Analyses, Design Variables, Outputs)


Here: Create DC-analysis



Setting the Outputs of Simulation



Open a new pulldown menu here and select "Signal".
The schematic will open and you may select the signal(s) there.



Setting up an output expression using the calculator

The image shows the Virtuoso ADE Explorer and Schematic Editor. The ADE Explorer window displays the 'Tools' menu with the 'Calculator...' option highlighted. The Schematic Editor shows a circuit diagram with a voltage source 'v1' and a net 'net2'. A text box 'Select net from schematic' points to the net 'net2' in the schematic. The 'Virtuoso (R) Visualization & Analysis XL calculator' window is open, showing the expression 'deriv(v5("/net2"))' in the 'Key P...' field. A red box highlights the 'Send buffer expression to ADE Outputs.' button. A legend box on the right lists: vs : DC-sweep voltage, vf : AC-voltage, vt : Transient voltage etc.

Virtuoso® ADE Explorer Editing: designLib inverter maestro

Launch Session Setup Analyses Variables Outputs Simulation Results Tools EAD Parasitics/LDE Window Help

Setup

Name Value

designLib.invertertest:1

Simulator spectre

Analyses

dc t 0 1.2 Automatic Start-Stop /V1

Click to add analysis

Design Variables

Click to add variable

Parameters

CornerRadius

Reliability Analyses

Monte Carlo Sampling

Checks/Asserts

Virtuoso® Schematic Editor XL Editing: designLib invertertest schematic

Launch File Edit View Create Check Options Window PWS UMC Units Help

Basic

Select net from schematic

vs : DC-sweep voltage
vf : AC-voltage
vt : Transient voltage
etc.

Virtuoso (R) Visualization & Analysis XL calculator

File Tools View Options Constants Help

In Context Results DB: none specified

designLib.invertertest:1

vt vf vdc vs os op ot mp

lt lf ld ls opt var

Off Family Wave Clip Append Rectangular

Key P... deriv(v5("/net2"))

Send buffer expression to ADE Outputs.

Stack

Function Panel

All

1/x	KF	acosh	clip	dB10	evmQAM	freq_jitter	groupDelay	int
10**x	NF	analog2Digital	compare	dB20	evmQpsk	frequency	harmonic	integ
B1f	NFmin	asin	compression	dBm	exp	gac_freq	harmonicFreq	inters
GA	PN	asinh	compressionVR	delay	eyeAperture	gac_gain	histogram2D	ipn
GP	Rn	atan	conjugate	delayMeasure	eyeDiagram	gainBwProd	ifreq	ipnVR
GT	a2d	atanh	convolve	dft	fallTime	gainMargin	ihfreq	itime
Gmax	aaSP	average	cos	dftbb	firstVal	getAsciiWave	ih	lastVa
Gmin	abs	bandwidth	cosh	dnl	flip	getData	integ	In
Gmsg	abs_jitter	busTransition	cross	dutyCycle	fourEval	gpc_freq	imag	loadS
Gumx	acos	calcVal	d2a		freq	gpc_gain	inl	loadp

Function Panel Expression Editor





status area

4 Configure Schematic Selection Toolbar

Determine Noise Margins for a Logic Gate

Here we have an example how we can evaluate special expressions. The same method may be used in other designs for bandwidth, phase margin etc.



1st event of "derivate is -1" → Low level noise margin is difference to GND



Set specification



2nd event of "derivate is -1" → High level noise margin is difference to VDD

Run Simulation with Nominal Values



Plot all or individual outputs

DC Response





Result with horizontal bar at -1 level of derivate and interceptions on

Run Corners Simulation

Import "/progs/umc/Designkits/Cadence_IC6/corners_inverter.csv"
or select the library and section manually.

Corner model
See header of .lib.scs - file

/eda/umc/Designkits/Cadence_IC6/Models/Spectre/Monte_Carlo/l65ll_v181_mc.lib.scs



Yield prediction using Monte Carlo Sampling

In our simulation environment we use the Monte Carlo libraries for the UMC 65 nm process. These libraries are used for single runs as well. So we do not change the simulation libraries for different simulations. See **.cdsinit** file.

Virtuoso® ADE Assembler Editing: designLib inverter maestro

Launch File Create Tools Options Run EAD Parasitics/LDE Window Help

No Parasitics/LDE No Sweeps Monte Carlo Sampling Reference:

Data View

Name Value

Filter Filter

Parameters

Corners

Run Summary

1 Test

1 Point Sweep

Nominal Corner

12 Corners

History Item Status

Trace: 1 Overall Yield Estimate Yield ; History: Interactive.1; Test: designLib:invertertest:1

Results

5 rows

Test	Name	Type	Details	EvalType	Plot	Save	Spec	Weight	Units	Digits	Notation	Suffix
designLib:invertertest:1	signal	/net3	point	point	✓	✓						
designLib:invertertest:1	signal	/net2	point	point	✓	✓						
designLib:invertertest:1	expr	deriv(VS("/net2"))	point	point	✓	✓						
designLib:invertertest:1	expr	cross(deriv(VS("/net2")) - 1 1 "either" nil nil nil)	point	point	✓	✓	> 460m		V	2		
designLib:invertertest:1	expr	(1.2 - cross(deriv(VS("/net2")) - 1 1 "either" nil nil nil))	point	point	✓	✓	> 460m		V	2		

Disable corners here

Our **specification** here: Expecting a noise margin of 460 mV for both high and low level

Virtuoso® ADE Assembler Editing: designLib inverter maestro

Launch File Create Tools Options Run EAD Parasitics/LDE Window Help

No Parasitics/LDE No Sweeps Monte Carlo Sampling Reference:

Data View

Name Value

Filter Filter

Parameters

Corners

Run Summary

1 Test

1 Point Sweep

Nominal Corner

12 Corners

History Item Status

Trace: 1 Overall Yield Estimate Yield ; History: Interactive.1; Test: designLib:invertertest:1

Results

Yield

Yield Estimate: 69 % (138 passed/200 pts) Confidence Level: <not set> Filter: <not set>

Test	Name	Yield	Min	Target	Max	Mean	Std Dev	Cpk	Errors
designLib:invertertest:1	cross(deriv(VS("/net2")) - 1 1 "either" nil nil nil)(summary)	100	490 mV		560 mV	520 mV	14 mV	1.54	0
designLib:invertertest:1	cross(deriv(VS("/net2")) - 1 1 "either" nil nil nil)	100	490 mV	> 460m	560 mV	520 mV	14 mV	1.54	0
designLib:invertertest:1	(1.2 - cross(deriv(VS("/net2")) - 1 2 "either" nil nil nil))(summary)	69	440 mV		490 mV	470 mV	13 mV	0.195	0
designLib:invertertest:1	(1.2 - cross(deriv(VS("/net2")) - 1 2 "either" nil nil nil))	69	440 mV	> 460m	490 mV	470 mV	13 mV	0.195	0


Noise margin OK. for low level but not for high level.
Only 69% of samples fit.

Cpk could be > 1

Histogram of Inverter Noise Margin

Input low (first tangent)


cross(deriv(VS("/net2")) -1 1 "either" nil nil nil)






Input high (second tangent)

1 (1.2 - cross(deriv(VS("/net2")) -1 2 "either" nil nil nil))

2




Simulation Evaluate Results



Recommendation: Move derivation plot to new subwindow (RM-> Move to)



In Visualization&Anlaysis Window -> Marker -> Create Marker



Simulation Evaluate Results using Delta Markers

Show the logic margins

1. Marker -> Create Marker -> Point byYMode for $\frac{dv_{out}}{dv_{in}} = -1$
2. Marker -> Create Marker -> Point
(The two markers overlay at first "y = -1" point)
3. Move and edit second point marker to second "y = -1"
4. Make point markers by XMode for x = 0 V and x = 3.3 V
5. Select marker pairs (use Ctrl) and choose Marker -> Create Delta Marker
6. The dx-values are the logic margins




Select derivative trace

Simulation Parametric Analysis – "Temperature"

The ADE Assembler/Explorer pair provides Variables (global or per design) and Parameters to perform simulation sweeps. If a variable "temperature" is declared it will be used for the temperature in the models. The variable can be set as a single value, a range or a list of values. (If there is a variable "temperature" we must not select temperature values in the corner setup!)

Variables could be used for component parameters like width of transistors etc. In this case the variable can be used in the schematic view instead of fixed values for the component parameter. The disadvantage is, that we would have to replace the component parameter from variable to fixed value before we continue with the implementation.

Using component parameters directly we can have a fixed value in the schematic whereas we can vary the value in simulation.




Number of Tests and Point Sweeps

If we have defined different tests we can select and deselect them for simulation runs.

Different Variables, Parameters, Corners may lead to a huge number of simulation runs. We can reduce them by:

- Selecting variables (global or per designtest) or parameters
- Selecting corners or point sweeps







Test	Output	Nominal	Spec	Weight	Pass/Fail
designLib:invertertest:1	/net3				
designLib:invertertest:1	/net2				
designLib:invertertest:1	deriv(VS("/net2"))				
designLib:invertertest:1	cross(deriv(VS("/net2"))	512m			
designLib:invertertest:1	(1.2 - cross(deriv(VS("/net2"))	491m			

Virtuoso ADE uses "Global" and "Design" variables.
Design variables are valid for the specified test only
Global variables are valid for all tests in the maestro-view
Global variables overwrite design variables with same name
Overwritten design variables are shown with a horizontal strike
It is possible (→RM over design variable) to update a global variable from a design variable

Parameters are always "global"

Simulation Parametric Analysis – "Width of p-channel transistor"




CMOS Inverter Capacitances and Delay

$$C_{in} = \frac{3}{2} (C_{ox1} + C_{ox2})$$


Miller-Capacitor When to consider?
→ only, if $V_{in} > V_{SP}$, resp. $V_{in} > \frac{V_{DD}}{2}$

change over C: $2 \cdot V_{DD}$



Real circumstances more complex:
Gate capacitances to drain, source, channel, bulk ->
additional $C_{Overlap}$, C_{in} nonlinear:


Region	C_{GB}	C_{GS}	C_{GD}	C_{in}
off	C_{ox}	0	0	$C_{ox} + 2 \cdot C_{ov}$
NPO	0	$\frac{1}{2} \cdot C_{ox}$	$\frac{1}{2} \cdot C_{ox}$	$C_{ox} + 2 \cdot C_{ov}$
PO	0	$\rightarrow \frac{2}{3} \cdot C_{ox}$	$\rightarrow 0$	$\frac{2}{3} \cdot C_{ox} + 2 \cdot C_{ov}$






$$C_{out} \approx (C_{ox1} + C_{ox2})$$


Originally the junction capacitance between drain and bulk
In the range of C_{ox} if source and bulk are interconnected

Nonlinear $\sim \frac{1}{\sqrt{V}}$





CMOS Inverter Capacitances, Output Resistance and Delay



Output resistance of FET for charge reversal

Single transistor at V_{DD} with input voltage at V_{DD}

$$I_D = \frac{\beta_n}{2} (V_{DD} - V_{thn})^2 = \frac{KPNW}{2L} (V_{DD} - V_{thn})^2 = \frac{170 \mu\text{A}}{2} \cdot \frac{1 \mu\text{m}}{0.35 \mu\text{m}} \cdot (3.3 \text{ V} - 0.5 \text{ V})^2 = 0.68 \text{ mA}$$

$$R_n = R_p = \frac{V_{DD}}{I_D} = \frac{3.3 \text{ V}}{0.68 \text{ mA}} = 4.85 \text{ k}\Omega$$

$$C_{in} = \frac{3}{2} W \cdot L \cdot C'_{ox}$$

$$C_{out} = W \cdot L \cdot C'_{ox}$$

Capacity and time constant $\rightarrow$ Delay time (50%-cross distance)

next gate
(+ wire capacitances)


$$t_{pHL} = t_{pLH} = 0.7 \cdot R_a \cdot (C_{inn} + C_{inp} + C_{outn} + C_{outp})$$

$$t_{pHL} = t_{pLH} = 0.7 \cdot R_a \cdot C'_{ox} \cdot \frac{5}{2} (W_n L_n + W_p L_p)$$

$$t_{pHL} = t_{pLH} = 0.7 \cdot 4.85 \text{ k}\Omega \cdot 4.5 \frac{\text{fF}}{\mu\text{m}^2} \cdot \frac{5}{2} (1 + 3.2) \mu\text{m}^2 = 160 \text{ ps}$$


$$C_{in} = 4.5 \frac{\text{fF}}{\mu\text{m}^2} \cdot \frac{3}{2} (1 + 3.2) \mu\text{m}^2 = 28.35 \text{ fF}$$

$$C_{out} = 4.5 \frac{\text{fF}}{\mu\text{m}^2} \cdot (1 + 3.2) \mu\text{m}^2 = 18.9 \text{ fF}$$




Simulation Transient Analysis



Replace the vdc-source by a vpulse-source. (It would be possible to use this from scratch even for dc-simulation!)



Try another parametric simulation (transient) with Load Capacitance as a parameter!




How to find proper time values?





Simulation Transient Analysis

Oops!, looks strange ...
1pF load is too much for our small gate



To display cross points: RM on marker line > Intercepts -> On



Simulation Transient Analysis

Comparison of simulation and fab data sheet. Here for AMS 0.35 μ . Do not have exact date from UMC 65 nm.

**INVO**



Databook Build Date: Wednesday Jun 18 17:26 2014

Copyright © 2004-2013 Nangate Inc.

Conditions for characterization library **c35_CORELIB_TYP**, corner **c35_CORELIB_TYP_typical**: Vdd= 3.30V, Tj= 25.0 deg. C.

Output transition is defined from **20% to 80%** (rising) and from **80% to 20%** (falling) output voltage.

Propagation delay is measured from **50%** (input rise) or **50%** (input fall) to **50%** (output rise) or **50%** (output fall).



State Table	
A	Q
L	H
H	L


		Propagation Delay [ns]			
		0.01		4.00	
Input Transition [ns]					
Load Capacitance [fF]		2.50	80.00	2.50	80.00
A to Q	fall	0.05	0.53	-0.20	1.07
	rise	0.08	0.94	0.86	2.24

		Output Transition [ns]			
Input Transition [ns]		0.01		4.00	
Load Capacitance [fF]		2.50	80.00	2.50	80.00
A to Q	fall	0.05	0.71	0.56	1.48
	rise	0.10	1.39	0.54	1.87

Capacitance [fF]	Leakage [pW]
A 3.8210	0.21

Dynamic Power Consumption [nW/MHz]					
Input Transition [ns]		0.01		4.00	
Load Capacitance [fF]		2.50	80.00	2.50	80.00
A to Q	fall	5.98	6.28	160.14	131.01
	rise	34.83	35.09	256.12	205.46

Uups!, explain the negative value!





Simulation Transient Analysis

Using Calculator and functions to show delay, fall time, rise time

Calculator works with stack in RPN

Input and output from **voltages transient** simulation
VT("in"), **VT**("in") used in the function "delay"

To wave




Simulation Transient Analysis

Similar to the input-output-delay you may use the risetime and falltime functions

Name	Vis
... "falling" ?nth2 1 ?tol2 nil ?td2 nil ?stop nil ?multiple nil)	
riseTime(VT("/out") 3.3 nil 0 nil 20 80 nil "time")	
fallTime(VT("/out") 3.3 nil 0 nil 80 20 nil "time")	

falltime: $1.555\text{ns} - 1.1545\text{ns} = 400\text{ ps}$
risetime: $2.2404\text{ns} - 2.0601\text{ns} = 180\text{ ps}$
delay(inp rise): $1.3324\text{ns} - 1.005\text{ns} = 327\text{ ps}$
delay(inp fall): $2.1328\text{ns} - 2.015\text{ns} = 118\text{ ps}$

Parametric simulation of delays vs. load capacity
Input transition time 10 ps



Typical capacitance of a gate input in 65 nm technology: 4 ... 10 nF

Layout Start and Generate from Schematic I



Replace all the Variables in the design with fixed values.

Variables have their scope in simulation only.

It is the better choice to use Parameters in the Simulation!


Variables in the testbench are not affected, because they will not be involved in the layout.

In Schematic Editor: **Launch -> Layout XL**



In Layout XL: Enable Design Rule Driven Edit:

Options -> DRD-Edit



In Layout XL: **Connectivity -> Generate -> All From Source**

Generates a layout with all instances placed outside a rectangle (estimated cell boundary)



Layout Start and Generate from Schematic II

In Layout **XL: Connectivity** -> **Generate** -> **All From Source**




Generates a layout with all instances placed outside a rectangle (estimated cell boundary)

Here we may select the cell boundary:
origin, utilization, aspect ratio **or** polygon corners



For correct pin recognition
in LVS.
Technology kit specific!



Generates a layout with all instances placed outside a rectangle (estimated cell boundary)

Layout Floorplaning AMS 0.35μ

To see all layers: Options -> Display -> Display Levels -> Set "stop" to 32 (Shift-f) Save to ~/.cdsenv

Suggested cell area

20μm x 6 μm cell

Point 0,0

Edit -> Stretch
Tools-> Create Measurement*

Fix it using RM
In Layout-XL,
not in Layout-L !

(De)Select Under Cursor
Routing Object Granularity
Make PR Boundary Non-Selectable

Tools -> Clear All Measurements*m
Create -> Shape -> Rectangle
*Ruler in older versions

When moving pins include all parts.
Best practice: Snap to the little "+"!

F3 opens move options (e.g. orthogonal, all angels etc.)
(F3 opens options for all commands)

If you have lost prBoundary you can generate a new one by:
Create -> P&R Objects -> P&R Boundary
(prBoundary is an object, not a simple shape!)

Way to change something in the schematic
and make it actual in Layout

Don't have Bulk ?
Delete both transistors in layout.
Open schematic and change transistor property there (add substrate contact).
In Layout XL use Connectivity -> Update Components and Nets.

Layout Floorplaning UMC 65n

To see all layers: Options -> Display -> Display Levels -> Set "stop" to 32 (Shift-f)
You may also select the objects to display (axis, nets, names etc.)


Suggested cell
area "prBoundary"

PR Boundary = **P**lace and **R**oute Boundary

Edit -> Stretch
Tools-> Create Measurement*

2.4 x 1.2 μm cell


Typical cell libraries in 65 nm:
Height: 1.4 ... 2.4 μm
Width pitch: 0.2 ... 0.3 μm
Power rails: 0.2 ... 0.3 μm




*Ruler in older versions

Point 0,0


Pins



Devices
(Transistors)



When moving pins include all parts!
Most important is the little "+" in the center.



Lock PR Boundary using RM ->

In Layout-XL, NOT available in Layout-L !

(De)Select Under Cursor


Routing Object Granularity

Make PR Boundary Non-Selectable


If you have lost prBoundary you can generate a new one by:
Create -> P&R Objects -> P&R Boundary
(prBoundary is an object, not a simple shape!)

Edit Boundary Shape (when not locked):

RM -> Properties



Layout Edit




actual layer

visible/selectable

Create -> Shape -> Rectangle

Input with **mouse**:
First corner 0:0
Opposite Corner 1.2:0.25
or input in **CIW**:
0:0 enter -> 1.2:0.25
enter




F3 opens move options (e.g. orthogonal, all angles etc.)

(F3 opens options for all commands)


Layout (Automatic) Pin Placement (optional)

In Layout **XL**: **Place -> Pin Placement**

Form offers a choice to place pins at top (vdd!) bottom (gnd!) left (inputs) and right (outputs)
For top (vdd!) and bottom (gnd!) the pins can be extended to rails with the width up to the cell width and a defined height.



VDD-pin 1.2x0.25 μm
at top of the cell




Signal pins may be placed left or right first, then change the placement to "any" and move to the appropriate location. As long as they have the attribute "left" or "right" they are locked to the edge.
Other way : Properties -> Placement Status -> Unplaced


Layout (Automatic) Placement of Instances (optional)

For a simple inverter with two transistors it is easy to identify the transistors and to place them in an appropriate pattern in the layout. For more complex designs some kind of automatic placement may be used. Here shown for an operational amplifier (OPA) and the placement option "like schematic". Helps to identify the instances/parts.


Instances unplaced
(Pins already placed)



Place -> Analog -> Place Like Schema



Cell Layout



gnd!, vdd! -> Exclamation marks:
Global signal names valid through design hierarchy


Layout - VIAs

Creating VIAs:

M1_PSUB : p-Substrat-Metal1
M1_NWEL : n-Well-Metal1
M1_POLY : Poly1-Metal1
M2_M1 : Metal1-Metal2
M3_M2 : Metal2-Metal3
....

Make them for the power stripes **before** routing of wires.


Layout of single contact predefined. **Do not change!**
Number and alignment variable. Using "**Compute from Shape(s)**" fills area with appropriate number of contacts.



Create Shapes fills **ALL** shapes of the net!

To select a special area use "Drawn Area" and select the area using the mouse.

Stacked VIAs connecting more than two layers available:




Cell Layout – Design Rule Driven Design -DRD (optional)

To avoid design rule violations when moving instances or wiring we can switch on the DRD.

Options -> DRD-Edit

You must select one mode here!



"Enforce" stops edit action (route a wire, move an element) if a design rule is violated.


"Notify" writes a warning if a design rule is violated.

"Post-Edit" sets markers only if a design rule is violated.

Cadence Layout - LVS

Compare Layout Versus Schematic


Assura -> Run LVS





Necessary for QRC parasitic extraction

ams says: "Do NOT use the **resimulate_extracted** switch because in that case substrate shorts (soft connections between different nets via substrate) might not be found correctly!"

→ Dann fehlen im av_extracted die design layer



wait!



That's what we want to see!

Set Switches(CTRL+mouse for multiple) ✕

- ONLY_Mannhattan_CHECK_Check
- Skip_BEOL_Check
- Skip_CLVS_Check
- Skip_DFM_Priority1_Check
- Skip_DFM_Priority2_Check
- Skip_DIFF_DENSITY_Check
- Skip_FEOL_Check
- Skip_High_Temperature_Pad_Check
- Skip_Inline_50_Check
- Skip_L2_25K_36K_Check
- Skip_L2_DENSITY_Check
- Skip_L2_GENERAL_Check
- Skip_LOGO_RULES_Check
- Skip_METAL_DENSITY_Check
- Skip_MM_C_RULES_Check
- Skip_OPC_GUIDE_LINE_Check
- Skip_PLV_G_R4_Check
- Skip_POLY_DENSITY_Check
- Skip_SRAM_RULE_Check
- Skip_Soft-Connect_Checks
- Skip_Staggered_35_Check
- Skip_TG25_0033_RULE_Check
- Skip_TG25_RULE_Check
- Skip_TG33_RULE_Check
- Skip_Tri_tier_Check
- Skip_eDRAM_RULE_Check
- Skip_eXtMCP_UM_50_67_Check

OK Cancel Help

Run Assura DRC

Layout Design Source: DFII Compare two layouts ☐ Generate Lvl Compare Rules...

Library: test Cell: inverter View: layout Browse...

Save Extracted View ☐ View Name: drc_extracted

Area To Be Checked: Specify Area Coordinates: 0.600000 7.300000:20.250000 Select Area

Run Name: 1 Run Directory: ASSURA_DRC/inverter

Run Location: local

View Rules Files ☒ Technology: c35b4c3 Rule Set: dfii

☐ Rules File: /progs/ams/410/assura/c35b4/c35b4/drc.rul View... Reload

Switch Name: no_coverage no_info Set Switches

☐ RSF Include: rogs/ams/410/assura/c35b4/c35b4c3/DRCinclude.rsf View...

OK Cancel Apply Defaults Load State Save State View RSF Help

Run "inverter" from ASSURA_DRC/inver

The DRC run "inverter" from
"/home/kirchner/ske_2017/ASSURA_DRC/inverter"
has completed successfully.

Do you want to view the results of this run?



Yes No Help




That's what we would like to see!

Cadence Layout – DRC with Errors remaining

Example for an Error Message:
Here: Pin is not fully covered by metal




View -> Error Report



Solutions:
Extend wire to the right or
add a rectangle in MET1 covering the Pin

Cadence Layout - DFM

Assura -> Run DRC




Option: extended ruleset DFM:
Design For Manufacturing ->

Coverage of all but upper metal
layer et cetera.

no switches!


Errors because we did not use
some layers.
Interesting for a top layout.



Cadence Layout - ERC

Electrical rule check is included in DRC.
There is no separate rule check in the ams-HITkit.

Starting ERC with Assura -> Run ERC opens a form similar to DRC
with no technology selected and either rule files.




Up to now no verification for this.
Separate ERC-usage found nowhere.


Cadence Layout – QRC – Parametric Extraction

QRC -> Run Assura Quantus -QRC

no changes




seit 6.1.7 dazwischengeschaltet



RC

Coupled C: net to net (signals)

Decoupled C: net to power and ground only





use gnd! or vcc!

Cadence – QRC – Extracted view

Open View "av_extracted" in Library Manager

Maybe you must select all layers (up to 32) in Options -> Display once more



In **Schematic** and/or **av_extracted** view:

Launch -> Parasitics : New Tab "Parasitics"

In **Setup** give reference nodes gnd! and vdd

Parasitics -> Report Parasitics -> net : Select in schematic

In Schematic **Parasitics -> Show Parasitics** : Lumped values

Try also: net to net
terminal to terminal (r)


Viewing parasitics may be interesting.
More important is their use in postlayout simulation.
They will be included in simulation netlists.

Parasitics for net /I				
Display: ☒ R ☒ decoupled C ☒ coupled C ☒ self C ☐ K				
Instance	Type	Value	From	To
/r14	R	72.4362	/2:I	/6:I
/r13	R	73.6367	/4:I	/5:I
/r11	R	27.1486	/1:I	/4:I
/rk2	R	107.422	/3:I	/4:I
/rk1	R	30.2887	/I	/2:I
/c9	R	30.4344	/I	/1:I
/c7	C	223.744z	/4:I	/1:gnd!
/c6	C	3.32082a	/I	/2:O
	C	1.11586a	/I	/2:gnd!
Totals:	R = NA	sum L = 0	sum K = 0	
sum C = 409.066a (0 self + 139.258a coupled + 269.808a decoupled)				
Parasitic instances: 41				
Close Save... Help				

pico	10 ⁻¹²
femto	10 ⁻¹⁵
atto	10 ⁻¹⁸
zepto	10 ⁻²¹

A schematic to simulate both the schematic entry and the extracted view

New cell schematic "invertertest_postlayout"



Both identical cells are connected to the same inputs and have identical loads.

As long as the models are identical the results will be identical as well.

Using Configuration View for simulation

"Standard" simulation uses the schematic for the design under test.


Using a configuration gives the choice to select different design cellviews.

Of course the view must be simulatable (like schematic, Verilog-A, av_extracted ..)

The av_extracted view as the result of parasitic extraction is a simulatable view.


When a configuration is available it can be used to create a test in ADE-assembler.
(There may config cellview even for the initial simulation of the schematic.)

When Creating a new test
change the view name to
"config"




But before we can use the config cellview we have to create it.

Creating a Configuration (config) cellview for Post-Layout Simulation




New File dialog box showing configuration for a new file. The File section includes Library (designLib2), Cell (invertertest), View (config), and Type (config). The Application section shows Open with (Hierarchy Editor) and a checkbox for Always use this application for this type of file. The Library path file is /home/cdsmgr/myproject/cds.lib.

Configuration for the
invertertest_postlayout schematic




New Configuration dialog box. The Top Cell section is highlighted with a red box and contains Library (designLib2), Cell (invertertest_postlayout), and View (schematic). The Global Bindings section shows Library List (designLib2), View List (cmos_sch cmos.sch schematic veriloga ahdl pspice dspf), Stop List (spectre), and Constraint List. The Description section contains a note about replacing fields with actual names.



Use Template dialog box. The Template section shows Name (spectre) and From File (C:\6.1.8.000\share\cdssetup\hierEditor\templates\spectre). The OK button is highlighted with a yellow arrow.


Begin here!
Template will fill the form
in background, **but changes**
the Library to mylib -> replace
by your designlib name




Virtuoso Hierarchy Editor showing the configuration for the invertertest_postlayout config. The Top Cell section shows Library (designLib2), Cell (invertertest_postlayout), and View (schematic). The Global Bindings section shows Library List (designLib2), View List (tic veriloga ahdl pspice dspf), Stop List (spectre), and Constraint List. The Cell Bindings table is shown below.

Library	Cell	View Found	View To Use	Inherited View List
analogLib	cap	spectre		spectre cmos_sch cm...
analogLib	pcapacitor	spectre		spectre cmos_sch cm...
analogLib	presistor	spectre		spectre cmos_sch cm...
analogLib	res	spectre		spectre cmos_sch cm...
analogLib	vdc	spectre		spectre cmos_sch cm...
analogLib	vpulse	spectre		spectre cmos_sch cm...
designLib2	inverter	av_extracted	av_extracted	spectre cmos_sch cm...
designLib2	inverter	schematic		spectre cmos_sch cm...
designLib2	invertertest_postlayout	schematic		spectre cmos_sch cm...
umc65ll	N_12_LLVRT	spectre		spectre cmos_sch cm...
umc65ll	P_12_LLVRT	spectre		spectre cmos_sch cm...

Set one UUT instance as av_extracted (including parasitics)





For one of the inverter instances we select "av_extracted" to use the model with parasitics



Opening the instance tree view we can see the transistors and all the parasitic elements

Cadence – Post-Layout Simulation (ADE-L/XL)




Parasitics


Replace (use RightMouse -> Set Instance View) schematic by av_extracted
Now we have two different models for the two Inverters.

Cadence – Post-Layout Simulation - Result

To perform simulation see slides above
from "Simulation ADE Assembler Start"



OK, delay increased by some ps



OK, marginal change

Shown for $C_{Load} = 1$ fF. Less difference for higher load.

(if C_{Load} is higher parasitic capacitors have less influence)

Layout 3D View



GDS3D from University of Twente, NL

Needs a technology file (layer thickness, pitches). Generated for umc65nm from process parameters.

Needs initialization for Cadence integration, but may be used standalone.

The technology library should be **"attached"** for the design library (not "referenced"). If we use "referenced" GDS3D needs a technology file named for the design library


Automatic initialization does not work yet. For manual initialization observe the last output after CIW start.



load "/progs/GDS3D_1.8/skill/icdGDS3D.il"

With a layout opened we can make a GDSII-Stream and run the GDS3D tool. ICD - Tools



In the GDS3D-tool use F1 to see the (game like) usage.




Do not use the normal streamout from CDW (File -> Export -> Stream) because GDS3D uses its own directory for the gds-File (~/.GDS3D).

ICD is Integrated Circuit Design group at Twente University)

Layout 3D View





Advanced Simulation

Monte Carlo simulation using matching parameter


Open testbench schematic -> Launch ADE-XL -> existing view ADE-XL (assuming we have such a view already)

Use one of the tests from the normal schematic simulation

Here we use the dc-analyses to investigate the transfer characteristic.

RM over name of the test (e.g. test:name:19 → "Open Test Editor")

With Setup-> Model Libraries: Select cmosmc for the transistors (we have only transistors here we could select ...mc for other pa




Dubbleclick here to open choices

...mc – Monte Carlo

Advanced Simulation

Monte Carlo simulation using matching parameter

We want to see the switching point ($V_{out} = V_{in}$) and the noise margin for "low" and "high" output.



We investigate the following expressions:

Switching point: `cross(VDC("/vout") 1.65 1 "either" nil)`

Low logic value noise margin: `cross(deriv(VDC("/vout"))) -1 1 "either" nil)`

High logic level noise margin: `(3.3 - cross(deriv(VDC("/vout"))) -1 2 "either" nil)`

To set the output expressions: "add expression" -> open calculator

Advanced Simulation

Monte Carlo simulation using matching parameter

Test	Name	Type	Details
test:invertertest:2		signal	/vin
test:invertertest:2		signal	/vout
test:invertertest:2		expr	deriv(VDC("vout"))
test:invertertest:2	switching point	expr	cross(getData("vout" ?result "dc") 1.65 1 "either")
test:invertertest:2	noise margin low	expr	cross(deriv(VS("vout")) - 1 1 "either" nil nil)
test:invertertest:2	noise margin high	expr	(3.3 - cross(deriv(VS("vout")) - 1 2 "either" nil nil))
test:invertertest:2		expr	

Select DC-signal vout from schematic

Here RM and "add expression"

Use the **deriv** and **cross** functions

cross gives the vin-value if deriv(vout)= -1 first time

Function Panel

Signal: `deriv(VDC("vout"))`

Threshold Value: `-1`

Edge Number: `1`

Edge Type: `either`

OK Apply Defaults Help Close

For the LOW noise margin we use the "cross"-value, for the HIGH noise margin we use 3.3-"cross"-value

```
cross(deriv(VDC("out_schematic")) - 1 1 "either" nil nil nil
```

Advanced Simulation

Monte Carlo simulation using matching parameter

Process: Doping, thickness
Mismatch: Doping: local variation (number of charges differs statistically)
Geometry: Edge uncertainties

It is possible to vary selected parts only


n simulation runs with random values

See it running in the bottom left corner

History Item	Status
MonteCarlo.34	running - 45/1000 complete
MonteCarlo.33	finished


Advanced Simulation

Monte Carlo simulation using matching parameter



switching point


low level margin



Number of intervals,
plots show 20 intervals

Result: Histogram

high level margin




Distribution of noise margins (mismatch only)

K.-P. Kirchner, Uni Rostock, Institut GS


Advanced Simulation

Monte Carlo simulation using matching parameter



Switching Point



Low level margin



High level margin




Distribution of noise margins (combined mismatch and process variation)

Advanced Simulation

Monte Carlo simulation and yield prediction



Define (realistic) specs for characteristics: Inverter: V_{inHL} , V_{mHigh} , V_{mLow} ...

Set Options for Monte Carlo Simulation:



Recommended to
have enough sam

Better than simple "Random":
Better covering of the
n-dimensional input scope



Advanced Simulation


Monte Carlo simulation and yield prediction

Set specs in adexl outputs window:


low level margin > 1.2 V

high level margin > 1.2 V

1.50 V < switching voltage < 1.80 V



Test	Name	Type	Details	EvalType	Plot	Save	Spec
test:invertertest:1		signal	/in	point	☒	☐	
test:invertertest:1		signal	/out_schematic	point	☒	☐	
test:invertertest:1		expr	deriv(v("/out_schematic") ?result "dc")	point	☒	☐	
test:invertertest:1		expr	riseTime(VT("/out_schematic") 3.3 nil 0 nil 20 80 nil "time")	point	☒	☐	
test:invertertest:1		expr	fallTime(VT("/out_schematic") 3.3 nil 0 nil 80 20 nil "time")	point	☒	☐	
test:invertertest:1		expr	(3.3 - cross(deriv(VDC("/out_schematic")) - 1 2 "either" nil))	point	☒	☐	> 1.2
test:invertertest:1		expr	cross(deriv(VDC("/out_schematic")) - 1 1 "either" nil)	point	☒	☐	> 1.2
test:invertertest:1		expr	cross(VDC("/out_schematic") 1.65 1 "either" nil)	point	☒	☐	range 1.50 1.80



Test	Output	Min	Max	Mean	Median	Std Dev	Spec	Pass/Fail
test:invertertest:1	riseTime(VT("/out_schematic") 3.3 nil 0 nil 20 80 nil "time")	301.4p	470.6p	378.7p	376.3p	29.17p		
test:invertertest:1	fallTime(VT("/out_schematic") 3.3 nil 0 nil 80 20 nil "time")	268.5p	441.7p	341.1p	339.7p	26.8p		
test:invertertest:1	(3.3 - cross(deriv(VDC("/out_schematic")) - 1 2 "either" nil))	1.178	1.521	1.36	1.361	57.22m	> 1.2	near
test:invertertest:1	cross(deriv(VDC("/out_schematic")) - 1 1 "either" nil)	1.22	1.526	1.367	1.367	55.35m	> 1.2	pass
test:invertertest:1	cross(VDC("/out_schematic") 1.65 1 "either" nil)	1.51	1.807	1.651	1.651	51.77m	range 1.50 1.80	near

Advanced Simulation

Monte Carlo simulation and yield prediction

Next slide!

Monte Carlo Sampling

adexl x invertertest x

Outputs Setup Results

Yield

Yield Estimate: 99.9126 % (1143 passed/1144 pts) Confidence Level: <not set> Filter: <not set>

Test	Name	Yield	Min	Target	Max	Mean	Std Dev	Cpk	Errors
test:invertertest:1	riseTime(VT("/out_schematic") 3.3 nil 0 nil 20 80 nil "time")	100	301.4p	info	470.6p	378.7p	29.17p		0
	fallTime(VT("/out_schematic") 3.3 nil 0 nil 80 20 nil "time")	100	268.5p	info	441.7p	341.1p	26.8p		0
	(3.3 - cross(deriv(VDC("/out_schematic")) - 1 2 "either" nil))	99.91258...	1.178	> 1.2	1.521	1.36	57.22m	0.93	0
	cross(deriv(VDC("/out_schematic")) - 1 1 "either" nil)	100	1.22	> 1.2	1.526	1.367	55.35m	1	0
	cross(VDC("/out_schematic") 1.65 1 "either" nil)	99.91258...	1.51	range 1.50 1.80	1.807	1.651	51.77m	0.956	0

Monte Carlo Sampling

adexl x invertertest x

Outputs Setup Results

Summary

Test	Output	Min	Max	Mean	Median	Std Dev	Spec	Pass/Fail
test:invertertest:1	riseTime(VT("/out_schematic") 3.3 nil 0 nil 20 80 nil "time")	301.4p	470.6p	378.7p	376.3p	29.17p		
test:invertertest:1	fallTime(VT("/out_schematic") 3.3 nil 0 nil 80 20 nil "time")	268.5p	441.7p	341.1p	339.7p	26.8p		
test:invertertest:1	(3.3 - cross(deriv(VDC("/out_schematic")) - 1 2 "either" nil))	1.178	1.521	1.36	1.361	57.22m	> 1.2	near
test:invertertest:1	cross(deriv(VDC("/out_schematic")) - 1 1 "either" nil)	1.22	1.526	1.367	1.367	55.35m	> 1.2	pass
test:invertertest:1	cross(VDC("/out_schematic") 1.65 1 "either" nil)	1.51	1.807	1.651	1.651	51.77m	range 1.50 1.80	near

Be aware that we did not change operating environment (temperature, supply voltage)

Monte Carlo simulation and yield prediction

C_p und C_{pk} Process Capability Statistics

C_p shows the relation between Engineering Tolerance (specs) to the Natural Tolerance (process) for a process with a distribution centered between specifications. For the Natural Tolerance the 6σ -interval $\pm 3\sigma$ is commonly used

$$C_p = \frac{USL - LSL}{6\sigma}$$

Upper Spec Limit → USL → what the designer wants (specs)
Lower Spec Limit → LSL → what the process can deliver with high certainty

$$C_p = \frac{USL - \mu}{3\sigma}$$

upper or lower limit only

$$C_p = \frac{\mu - LSL}{3\sigma}$$

Mostly the distribution is not centered and the corrected value is used (maybe used for centered distribution as well):

$$C_{pk} = \frac{\text{minimum}(USL - \mu), (\mu - LSL)}{3\sigma}$$

Mittelwert → μ

If $C_{pk} = 1$ then 99.73% of the samples will meet specs, for $C_{pk} = 2$: 99.9999998%

"Recommended": Values between 1.25 to 2.0 depend on safety demands
> 2.5 area reduction possible? cost!

Advanced Simulation

Corner Simulation

FEOL (front end of line) Corners: Transistors n-channel , p-channel
all processes used for individual parts (transistors, resistors)

"Fast" means "best":

- thin oxide
- smaller length
- higher width

TT : typical n-channel- and p-channel-FETs
SS : slow n-channel-FET, slow p-channel-FET
SF : slow n-channel-FET, fast p-channel-FET
FS : fast n-channel-FET, slow p-channel-FET
FF : fast n-channel-FET, fast p-channel-FET

transistors affected in sim

Corners affect not only speed but also transfer characteristics (dc-dc)

BEOL (back end of line) Corners: Wires



all processes after making parts -> wires, vias

Temperature, Voltage


ams (and others):

TM: typical values - corresponds to TT
WS : worst slow – slow n and slow p corresponds to SS
WP: worst power – fast n and fast p corresponds to FF
WO : worst One – slow n, fast p corresponds to SF
WZ: worst Zero – fast n, slow p corresponds to FS

Corner Simulation – Corner Preparation




Modification of temperature




Here we can see all the selected corners

Corner Simulation – Import Corners




Corner Simulation – Run and Results




Do NOT select!

Press to see waveforms!
Not shown here.



Lab: Circuit Design using Cadence and AMS CMOS 0.35μ Technology Inverter, 2-Input-NAND, 2-Input-NOR



$$\begin{aligned}
 V_{DD} &= 3.3 \text{ V} \\
 V_{thn} &= 0.48 \text{ V} \\
 V_{thp} &= 0.67 \text{ V} \\
 KP_n &= 170 \frac{\mu\text{A}}{\text{V}^2} \\
 KP_p &= 58 \frac{\mu\text{A}}{\text{V}^2} \\
 (t_{ox} &= 7.6 \text{ nm})
 \end{aligned}$$

Calculate the geometry in (W/L -ratio for p- und n-transistors) so that you get a good compromise for the switching point and noise margin for the cases:

- Both inputs change at the same moment (connected)
- One input is preassigned to a fixed value so that the second one causes output change. (May be different for both inputs!)

Switching point should be near $\frac{V_{DD}}{2}$ for all cases.

Design (schematic, layout) a 2-Input-NAND or a 2-Input-NOR using short channel length transistors (0.35μ) or long channel length transistors (3.5μm]. Selection of the specific design is done with the tutor.

Cell high shall be 20 μm.

From Simulation (including postlayout) find out the following values:



Switching points and noise margin for the different cases at the two inputs.

Delay times (50%), falltime, risetime (20%-80%) depend on load capacitance (4.. 100 fF) and temperature (-40 to 80°C)

Lab: Circuit Design using Cadence and UMC 65 nmTechnology

Inverter, 2-Input-NAND, 2-Input-NOR

$$\begin{aligned}
 V_{DD} &= 1.2 \text{ V} \\
 V_{thn} &= 0.36 \text{ V} \\
 V_{thp} &= 0.36 \text{ V} \\
 KP_n &= 440 \frac{\mu\text{A}}{\text{V}^2} \\
 KP_p &= 150 \frac{\mu\text{A}}{\text{V}^2} \\
 (t_{ox} &= 2.6 \text{ nm})
 \end{aligned}$$



$$\begin{aligned}
 V_{DD} &= 1.2 \text{ V} \\
 V_{thn} &= 0.36 \text{ V} \\
 V_{thp} &= 0.36 \text{ V} \\
 KP_n &= 440 \frac{\mu\text{A}}{\text{V}^2} \\
 KP_p &= 150 \frac{\mu\text{A}}{\text{V}^2} \\
 (t_{ox} &= 2.6 \text{ nm})
 \end{aligned}$$

Calculate the geometry in (W/L -ratio for p- und n-transistors) so that you get a good compromise for the switching point and noise margin for the cases:

- Both inputs change at the same moment (connected)
- One input is preassigned to a fixed value so that the second one causes output change. (May be different for both inputs!)

Switching point should be near $\frac{V_{DD}}{2}$ for all cases.

Design (schematic, layout) a 2-Input-NAND or a 2-Input-NOR using short channel length transistors ($0.35\mu\text{m}$) or long channel length transistors ($3.5\mu\text{m}$]. Selection of the specific design is done with the tutor.

Cell height shall be $2.4 \mu\text{m}$.

From Simulation (including postlayout) find out the following values:

Switching points and noise margin for the different cases at the two inputs.

Delay times (50%), falltime, risetime (20%-80%) depend on load capacitance (1.. 50 fF) and temperature (-40 to 80°C)

Lab: Circuit Design using Cadence and UMC 65nm CMOS 0.35μm Technology

Inverter, 2-Input-NAND, 2-Input-NOR

At the switching point both transistor-pairs are in the pinch-off state and pass by the same current :

$$\frac{\beta_n}{2} (V_{inSP} - U_{thn})^2 = \frac{\beta_p}{2} (V_{DD} - V_{inSP} - V_{thp})^2$$

But: There is a difference in the number of involved switching transistors for the different input cases!

Common Equation for **CMOS-Inverter**:

$$\frac{\beta_n}{2} (V_{inSP} - V_{thn})^2 = \frac{\beta_p}{2} (V_{DD} - V_{inSP} - V_{thp})^2$$

Dissolve for V_{inSP} :

$$\sqrt{\beta_n} (V_{inSP} - V_{thn}) = \sqrt{\beta_p} (V_{DD} - V_{inSP} - V_{thp})$$

$$V_{inSP} = \frac{\sqrt{\frac{\beta_n}{\beta_p}} \cdot V_{thn} + V_{DD} - V_{thp}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

Für $V_{inSP} = \frac{V_{DD}}{2}$


$$\beta = KP \cdot \frac{W}{L}$$

mit : $KPN = 3 \cdot KPP$

$$\frac{\beta_n}{\beta_p} = \left(\frac{\frac{V_{DD}}{2} - V_{thp}}{\frac{V_{DD}}{2} - V_{thn}} \right)^2$$

$$\frac{\left[\frac{W}{L} \right]_n}{\left[\frac{W}{L} \right]_p} = \frac{1}{3} \cdot \left(\frac{\frac{V_{DD}}{2} - V_{thp}}{\frac{V_{DD}}{2} - V_{thn}} \right)^2$$


$$\frac{\left[\frac{W}{L} \right]_p}{\left[\frac{W}{L} \right]_n} \approx 3$$



Lab: Circuit Design using Cadence and UMC 65nm Technology

Inverter, 2-Input-NAND, 2-Input-NOR

NAND-Gate



For $V_{inSP} = \frac{V_{DD}}{2}$ when both inputs change:

$$\frac{\beta_{nges}}{\beta_{pges}} = \left(\frac{\frac{V_{DD}}{2} - V_{thp}}{\frac{V_{DD}}{2} - V_{thn}} \right)^2$$

$$\beta_{nges} = KPN \cdot \frac{1}{2} \left[\frac{W}{L} \right]_n \quad \text{One transistor of double length}$$

$$\beta_{pges} = KPP \cdot 2 \left[\frac{W}{L} \right]_p \quad \text{One transistor of double width}$$

$$KPN = 3 \cdot KPP$$

$$\frac{\left[\frac{W}{L} \right]_n}{\left[\frac{W}{L} \right]_p} = \frac{4}{3} \cdot \left(\frac{\frac{V_{DD}}{2} - V_{thp}}{\frac{U_B}{2} - V_{thn}} \right)^2$$

$$\frac{\left[\frac{W}{L} \right]_n}{\left[\frac{W}{L} \right]_p} = \frac{4}{3} \cdot \left(\frac{\frac{V_{DD}}{2} - V_{thp}}{\frac{V_{DD}}{2} - V_{thn}} \right)^2 = \frac{4}{3} \left(\frac{0.6 - 0.36}{0.6 - 0.36} \right)^2 = 0.908 = 1.33 \quad \frac{\left[\frac{W}{L} \right]_p}{\left[\frac{W}{L} \right]_n} = 0.75$$

Lab: Circuit Design using Cadence and AMS CMOS 0.35μ Technology

2-Input-NAND, 2-Input-NOR

$$\frac{\beta_n}{2} (V_{inSP} - V_{thn})^2 = \frac{\beta_p}{2} (V_{DD} - V_{inSP} - V_{thp})^2$$

$$\sqrt{\beta_n} (V_{inSP} - V_{thn}) = \sqrt{\beta_p} (V_{DD} - V_{inSP} - V_{thp})$$

Lower transistor in NAND during switching phase:

$$V_{DS11} = \frac{I_D}{\beta_N (V_B - V_{GS0n})} = \frac{\frac{\beta_N}{2} (V_{eS} - V_{GS0n})^2}{\beta_N (V_B - V_{GS0n})} = \frac{(V_{eS} - V_{GS0n})^2}{2(V_B - V_{GS0n})} = \frac{(0.6 - 0.36)^2}{2 \cdot (1.2 - 0.36)} = 0.034 \text{ V}$$

$$V_{eS} = \frac{\sqrt{\frac{\beta_n}{\beta_p} \cdot (V_{thn} + V_{DS11}) + V_{thnB} - V_{thp}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

One p-transistor is off and remains off.
One n-Transistor is on and remains on.
Only an inverter is switching.

See if the values are acceptable with regard to noise margin.
Try to change W/L ratios to find a compromise.

For $V_{inSP} = \frac{V_{DD}}{2}$

$$\beta_{nges} = KPN \cdot \frac{W}{L}$$

$$\beta_{pges} = KPN \cdot \frac{W}{L}$$

$$KPN = 3 \cdot KPP$$

$$\frac{\beta_n}{\beta_p} = \left(\frac{\frac{V_{DD}}{2} - V_{thp}}{\frac{V_{DD}}{2} - V_{thn} - V_{DS11}} \right)^2$$

$$\frac{\left[\frac{W}{L} \right]_n}{\left[\frac{W}{L} \right]_p} = \frac{1}{3} \cdot \left(\frac{\frac{V_{DD}}{2} - V_{thp}}{\frac{V_{DD}}{2} - V_{thn} - V_{DS11}} \right)^2$$

$$\frac{\left[\frac{W}{L} \right]_n}{\left[\frac{W}{L} \right]_p} = \frac{1}{3} \cdot \left(\frac{0.6 - 0.36}{0.6 - 0.36 - 0.034} \right)^2 = 0.45 \quad \frac{\left[\frac{W}{L} \right]_p}{\left[\frac{W}{L} \right]_n} = 2.2$$

$$\frac{\left[\frac{W}{L} \right]_n}{\left[\frac{W}{L} \right]_p} = \frac{1}{3} \cdot \left(\frac{0.6 - 0.36}{0.6 - 0.36} \right)^2 = 0.33 \quad \frac{\left[\frac{W}{L} \right]_p}{\left[\frac{W}{L} \right]_n} = 3$$

Interesting, but we can implement one geometry only and must configure a compromise.

Lab: Circuit Design using Cadence and UMC 65nm Technology

2-Input-NAND, 2-Input-NOR

$$V_{inSP} = \frac{\sqrt{\frac{\beta_n}{\beta_p}} \cdot (V_{Thn} + V_{DS11}) + V_{DD} - V_{thp}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

Using the Relation for switching both transistors W/L - relation = 1.1:

$$V_{inSPu} = \frac{\sqrt{\frac{3}{1.1}} \cdot 0.5 \text{ V} + 3.3 \text{ V} - 0.7 \text{ V}}{1 + \sqrt{\frac{3}{1.1}}} = 1.29 \text{ V}$$

KPN/KPP

$$V_{inSPo} = \frac{\sqrt{\frac{3}{1.1}} \cdot 0.5 \text{ V} + 0.236 \text{ V} + 3.3 \text{ V} - 0.7 \text{ V}}{1 + \sqrt{\frac{3}{1.1}}} = 1.38 \text{ V}$$

$\left[\frac{W}{L}\right]_p / \left[\frac{W}{L}\right]_n$

Not considered:

Conducting NMOS has a resistance ($U_{DS} > 0$)

Body-/Backgate-Effect (U_{Th} dependent of substrate voltage)

W/L - Relation PMOS/NMOS	V_{inSP} when switching both inputs [Volts] and difference to V_{DD}	V_{inSP} only "upper NMOS" switching [Volts] and difference to V_{DD}	V_{inSP} only "lower NMOS" switching [Volts] and difference to V_{DD}
1.1	1.65 / 1.65	1.36 / 1.94	1.30 / 2.00
2.2	1.83 / 1.47	1.55 / 1.75	1.47 / 1.83
3.3	1.92 / 1.38	1.66 / 1.64	1.58 / 1.72
4.4	1.98 / 1.32	1.74 / 1.56	1.66 / 1.64

Switching input voltage V_{inSP} for different W/L - relations of the transistors from **Simulation**

Lab: Circuit Design using Cadence and AMS CMOS 0.35μ
Technology
2-Input-NAND, 2-Input-NOR

Practical hint to save time:

Starting from the inverter schematic:

You may open the inverter schematic as the origin for the new design.

Then create a new schematic cellview (from CDW or Library Manager). **File -> New -> Cellview**

When you have the new empty schematic and the inverter schematic side by side you can copy the inverter circuit or parts of it to the new schematic.



Use copy: "c" -> select the desired part using the left mouse button
 -> click on the selected part
 -> drag to the new place (may be the same schematic window or the new one)

Copy object from one schematic window to another: In target no command should be active! (Use ESC sometimes!)



You may proceed in the same manner for the testbench.

Edit the new schematic to build the NAND or NOR design.


2-input-NAND Schematic and associated Testbench



2-Input-NAND, 2-Input-NOR – Use steps as before in inverter simulation




From Schematic






Create/Edit analyses
Design Variables
Simulation Outputs
Delete selected analyses
Run enabled analyses
Stop
Plot


automatic, linear, logarithmic




2-Input-NAND, 2-Input-NOR – Use steps as before in inverter simulation



Transfer characteristics and noise margin for 2-Input-CMOS-NAND-Gate



Transfer characteristic for 2-Input-CMOS-NAND-Gates




Transfer characteristics of 2-input-NAND-Gates

from AMS-0.35 μ -library with $L_{NMOS,PMOS} = 0.35\mu$, $W_{NMOS} = 1.325\mu$, $W_{PMOS} = 2.1\mu$
and


self-made gate with $L_{NMOS,PMOS} = 0.35\mu$, $W_{NMOS} = 1.0\mu$, $W_{PMOS} = 1.6\mu$

(Characteristics for switching top N-transistor only not shown, always between bottom and both cases)


Simulation of 4-input-NAND from 0.35μm library



D-input uses NMOS-transistor nearest to GND, A-input is top NMOS-transistor.



4-Input-NAND-Gate from AMS-0.35μ-library



Transfer characteristic of 4-input-NAND-Gate from AMS-0.35μ-library


with $L_{NMOS,PMOS} = 0.35\mu$ $W_{NMOS} = 1.05\mu$, $W_{PMOS} = 1.4\mu$

Leftmost line for switching lowest (nearest to ground) nmos-transistor only,
rightmost line for all 4 inputs switched simultaneously




Cadence Transfer Library Content to a new Library

Use Cadence tools always! DO NOT copy in linux.

Edit -> Copy Wizard




Create before!
Enter path!



When we will have finished copying we can delete the old libraries

We get a warning because we are copying the library completely.
Acknowledge with "Overwrite All" !

MOSFET: Threshold Voltage



$$\Phi_{F\ gate} = \frac{kT}{e} \ln \frac{N_{Dpoly}}{n_i}$$

Remember that the gate is used as the mask for the doping process making source and drain (self alignment)

$$\Phi_{F\ substr} = V_{fp} = -\frac{kT}{e} \ln \frac{N_{ASubstr}}{n_i}$$

narrow depletion in heavily doped gate
effective gate thickness increases

flatband voltage

$$V_{fb} = (V_G - V_{OX}) + (V_{OX} - V_{fp}) = V_G - V_{fp} = \frac{kT}{e} \ln \frac{N_{Dpoly}}{n_i} + \frac{kT}{e} \ln \frac{N_{ASubstr}}{n_i} = \frac{kT}{e} \ln \frac{N_{Dpoly} \cdot N_{ASubstr}}{n_i}$$

inversion voltage

Voltage necessary to achieve channel inversion
2x the potential in the depletion area
(from p-conduction to zero to n-conduction)

$$V_{TH} = \frac{Q'_b - Q'_{ss}}{C'_{OX}} - 2V_{fp} - V_{contact}$$

Voltage over gate oxide (observe that the charge quantity on gate is equal to bulk $Q_g = -Q_b$)

MOSFET: Threshold Voltage


inversion voltage

$$V_{TH} = \frac{Q'_b - Q'_{SS}}{C'_{OX}} - 2V_{fb} - V_c$$

voltage over gate oxide

Compare with pn-junction, but here one side weakly doped: $u_i < 2 \cdot 300mV$

charge on gate = - charge on substrate



Charge per area in channel volume element

$$Q'_{b0} = eN_A t_d = eN_A \sqrt{\frac{2\varepsilon_{Si} \cdot |V_G - v_{fb}|}{e \cdot N_A}} = \sqrt{2eN_A \varepsilon_{Si} \cdot |-2v_{fb}|}$$

without bulk voltage

Thickness of depletion area -> pn junction

$$t_d = \sqrt{\frac{2\varepsilon_{Si} |V_G - v_{fb}|}{e \cdot N_A}}$$

$$V_G = -v_{fb}$$

$$Q'_b = eN_A D_d = eN_A \sqrt{\frac{2\varepsilon_{Si} \cdot |V_S - v_{fb}|}{e \cdot N_A}} = \sqrt{2eN_A \varepsilon_{Si} \cdot |-2v_i + V_{SB}|}$$

with bulk voltage

$$\frac{Q'_b - Q'_{SS}}{C'_{OX}} = \frac{Q'_{b0} - Q'_{SS}}{C'_{OX}} - \frac{Q'_{b0} - Q'_b}{C'_{OX}}$$

made to define a **fixed part** and a V_{SB} -dependent part

$$V_{TH} = -2V_{fb} - V_c + \frac{Q'_{b0} - Q'_{SS}}{C'_{OX}} - \frac{Q'_{b0} - Q'_b}{C'_{OX}} = -2V_{fb} - V_c + \frac{Q'_{b0} - Q'_{SS}}{C'_{OX}} + \frac{\sqrt{2eN_A \varepsilon_{Si}}}{C'_{OX}} \left(\sqrt{|-2v_{fb} + V_{SB}|} - \sqrt{|-2v_{fb}|} \right)$$

MOSFET: Threshold Voltage

does not depend on V_{SB}

$-2v_{fp}$

surface potential

Q'_{b0} – charge per (top) area under gate oxide in length ΔL

Q'_{SS} – charge stacked at surface

contact voltage

$$V_{TH} = -2v_{fb} - V_c + \frac{Q'_{b0} - Q'_{SS}}{C'_{OX}} + \left(\frac{\sqrt{2eN_A\epsilon_{Si}}}{C'_{OX}} \right) \left(\sqrt{|-2v_{fp} + V_{SB}|} - \sqrt{|-2v_{fp}|} \right)$$

γ – body effect parameter

$$V_{TH} = -2V_{fp} - V_c - \frac{Q'_{SS}}{C'_{OX}} + \frac{Q'_{b0}}{C'_{OX}} + \gamma \left(\sqrt{|-2v_{fp} + V_{SB}|} - \sqrt{|-2v_{fp}|} \right)$$

$$V_{TH} = \left[-V_c - \frac{Q'_{SS}}{C'_{OX}} \right] - 2v_{fb} + \frac{Q'_{b0}}{C'_{OX}} + \gamma \left(\sqrt{|-2v_{fp} + V_{SB}|} - \sqrt{|-2v_{fp}|} \right)$$

V_{FB} – Flat Band Voltage

$$V_{TH} = \left[V_{FB} - 2v_{fp} + \frac{Q'_{b0}}{C'_{OX}} \right] + \gamma \left(\sqrt{|-2v_{fp} + V_{SB}|} - \sqrt{|-2v_{fp}|} \right)$$

$$V_{TH} = V_{GS0} = V_{TH0} + \gamma \left(\sqrt{|-2v_{fp} + V_{SB}|} - \sqrt{|-2v_{fp}|} \right)$$

V_{TH} depends on:

substrate doping Q'_{b0} (used for adjustment)
 steep retrograde doping (light at surface, strong in body)
 thin channel, less dependent on V_{SB}

oxide thickness (some nm, 2..20)

substrate voltage (consider transistor location
 in circuit relative to GND/VCC)

gate material (metal, n+-Si, p+-Si)

surface charge density Q'_{SS} (Si, Na – ions)

MOSFET: Control Equation

We do not know the profile of the channel in advance but we can evaluate the conditions in a small volume

$Q'(y) = C'_{OX}(V_{GS} - V(y) - V_{th})$
Charge of gate capacitor per area $\Delta y \cdot W$

$\rho = \frac{1}{e \cdot n \cdot \mu} = \frac{1}{\frac{Q'(y)}{t_c} \cdot \mu}$
Charge in volume $\Delta y \cdot W \cdot t_c$

$r_{\square} = \frac{\rho}{t_c} = \frac{1}{\mu \cdot Q'(y)}$

$dR = \frac{1}{\mu_n Q'(y)} \cdot \frac{dy}{W}$

$dV(y) = I_D \cdot dR = \frac{I_D}{W \cdot \mu_n Q'(y)} \cdot dy$

$I_D \cdot dy = W \cdot \mu_n \cdot C'_{OX}(V_{GS} - V(y) - V_{th})dV(y)$

$\mu_n \cdot C'_{OX} = \mu_n \cdot \frac{\epsilon_{OX}}{t_{OX}} = KP_n$ Effective mobility in inverted channel less than mobility in table for n-Si : 450 vs. 1650 $\frac{cm^2}{Vs}$


$I_D \cdot dy = W \cdot KP_n \cdot (V_{GS} - V(y) - V_{th})dV(y)$

MOSFET: Control Equation, non pinched off

$$I_D \cdot dy = W \cdot KP_n \cdot (V_{GS} - V(y) - V_{th}) \cdot dV(y)$$

$$I_D \int_0^L dy = W \cdot KP_n \int_0^{V_{DS}} (\underbrace{V_{GS} - V_{th}}_{\text{arrow}} - \underbrace{V(y)}_{\text{arrow}}) \cdot dV(y)$$

$$I_D = \boxed{\frac{W}{L} \cdot KP_n} \cdot \left[(V_{GS} - V_{th})V_{DS} - \frac{V_{DS}^2}{2} \right] = \boxed{\beta} \cdot \left[(V_{GS} - V_{th})V_{DS} - \frac{V_{DS}^2}{2} \right]$$







MOSFET: Control Equation, pinched off

$$I_D = \frac{W}{L} \cdot KP_n \cdot \left[(V_{GS} - V_{th})V_{DS} - \frac{V_{DS}^2}{2} \right]$$


Pinch off when: $V_{GS} - V_{th} \leq V_{DS}$

$$I_D = \frac{W}{L} \cdot KP_n \cdot \frac{(V_{GS} - V_{th})^2}{2} = \frac{\beta}{2} \cdot (V_{GS} - V_{th})^2$$



$$I_D = \frac{W}{L} \cdot KP_n \cdot \frac{(V_{GS} - V_{th})^2}{2} = \frac{\beta}{2} \cdot (V_{GS} - V_{th})^2$$
$$I_D = \frac{\beta}{2} \cdot (V_{GS} - V_{th})^2 \rightarrow \frac{\beta}{2} \cdot (V_{GS} - V_{th})^2 \cdot [1 + \lambda \cdot (V_{DS} - V_{DSsat})]$$


CMOS Inverter Calculation



There is the same current flowing through both transistors. Beide. For ideal switching point is $V_{in} = V_{GSn} = V_{SGp} = V_{out} = V_{DSn} = V_{SDp} = \frac{V_{DD}}{2}$. Because of $|V_{DS}| > |V_{GS} - V_{th}|$ both transistors are in the pinch-off state and we can assume:


$$\frac{\beta_n}{2} (V_{inSP} - V_{thn})^2 = \frac{\beta_p}{2} (V_{DD} - V_{inSP} - V_{thp})^2$$

$$\begin{aligned} V_{thn} &= 0.5 \text{ V}, & KPN &= 170 \frac{\mu\text{A}}{\text{V}^2} \\ V_{thp} &= 0.65 \text{ V}, & KPP &= 58 \frac{\mu\text{A}}{\text{V}^2} \end{aligned}$$

Dissolving for V_{inSP} :

$$\sqrt{\beta_n} (V_{inSP} - V_{thn}) = \sqrt{\beta_p} (V_{DD} - V_{inSP} - V_{thp})$$

$$V_{inSP} = \frac{\sqrt{\frac{\beta_n}{\beta_p}} \cdot V_{thn} + V_{DD} - V_{thp}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$



For desired $V_{inSP} = \frac{V_{DD}}{2}$ we calculate the relation $\frac{\beta_n}{\beta_p}$

$$\frac{\beta_n}{\beta_p} = \left(\frac{\frac{V_{DD}}{2} - V_{thp}}{\frac{V_{DD}}{2} - V_{thn}} \right)^2$$

$$\beta = KP \cdot \frac{W}{L}$$

using: $KPN = 3 \cdot KPP$

$$\frac{\left[\frac{W}{L} \right]_n}{\left[\frac{W}{L} \right]_p} = \frac{1}{3} \cdot \left(\frac{\frac{V_{DD}}{2} - V_{thp}}{\frac{V_{DD}}{2} - V_{thn}} \right)^2 \approx \frac{1}{3}$$

for $|V_{DD}| \gg |V_{thp} - V_{thn}|$